

claims currently pending in this application, including those not presently being amended, have been reproduced below for the Examiner's convenience.

AI
4/21
B1

1. (Amended) An integrated-circuit apparatus comprising:
a CPU; and
a plurality of circuit blocks to be initialized in accordance with external reset signals, wherein
the circuit blocks each respectively output an initialization completion signal for communicating completion of initialization after the circuit blocks are initialized,
and
the CPU outputs an enable signal for permitting operations of the circuit blocks in accordance with the initialization completion signals output from the circuit blocks.

2. (Amended) The integrated-circuit apparatus according to claim 1,
wherein
the circuit blocks are initialized to output the initialization completion signals, and said apparatus further comprises a logic circuit for inputting the initialization completion signals output from the circuit blocks to logic-operate the signals, and
outputting the logic-operation results to the CPU.

3. The integrated-circuit apparatus according to claim 1, wherein

when all of the circuit blocks are initialized, the CPU outputs the enable signal to all the circuit blocks.

4. The integrated-circuit apparatus according to claim 2, wherein
when all of the circuit blocks are initialized, the CPU outputs the enable signal to all the circuit blocks.

5. The integrated-circuit apparatus according to claim 1, wherein
if there is any circuit block that is not initialized yet, the CPU initializes the circuit block by using the enable signal.

6. The integrated-circuit apparatus according to claim 2, wherein
if there is any circuit block that is not initialized yet, the CPU initializes the circuit block by using the enable signal.

7. The integrated-circuit apparatus according to any one of claims 1 to 6, wherein
the circuit blocks output the initialization completion signals when a predetermined period passes after the reset signal is input.

8. The integrated-circuit apparatus according to any one of claims 1 to 6, wherein

the integrated-circuit apparatus is constituted of one chip.

9. The integrated-circuit apparatus according to claim 7, wherein
the integrated-circuit apparatus is constituted of one chip.

10. The integrated-circuit apparatus according to any one of claims 1 to
6, wherein
the integrated-circuit apparatus is used for a printer.

11. The integrated-circuit apparatus according to claim 7, wherein
the integrated-circuit apparatus is used for a printer.

12. The integrated-circuit apparatus according to claim 8, wherein
the integrated-circuit apparatus is used for a printer.

13. The integrated-circuit apparatus according to claim 9, wherein
the integrated-circuit apparatus is used for a printer.

14. (Amended) An ink-jet recording apparatus comprising:
an integrated-circuit apparatus for controlling recording using a recording
head, wherein

A2
Sub
Part.

the integrated-circuit apparatus comprises a CPU and a plurality of circuit blocks to be initialized in accordance with external reset signals,
the circuit blocks each respectively output an initialization completion signal for communicating completion of initialization after the circuit blocks are initialized,
and
the CPU outputs an enable signal for permitting operations of the circuit blocks in accordance with the initialization completion signals output from the circuit blocks.

15. (Amended) The ink-jet recording apparatus according to claim 14, wherein
the recording head comprises a control circuit and the circuit blocks each respectively output a signal for initializing the control circuit.

16. (Amended) The ink-jet recording apparatus according to claim 14, further comprising a driving circuit for performing the recording and the circuit blocks each respectively output a signal for initializing the driving circuit.

17. (Amended) A control method of an integrated-circuit apparatus having a CPU and a plurality of circuit blocks to be initialized in accordance with external reset signals, comprising the steps of:
initializing the circuit blocks;